image/svg+xml
Institute of Electronics
SCIENCE
PASSION
TECHNOLOGY
IFE
/
Teaching
/
Bachelor- / Master- / PhD-Theses
/
Open Master Theses
Menü
Institute
Team
Scientific Staff
Non Scientific Staff
Research Students
External Lecturers
Jobs
Silicon Valley of Austria 2023
IFE Stories
History
Contact
Social Media
image/svg+xml
Teaching
Lectures
Winter Semester
Summer Semester
Electronic Projects
Bachelor- / Master- / PhD-Theses
Open Bachelor Theses
Open Projects
Open Master Theses
Online Tutorials
Cadence Academic Network
ElectrONiX MOOC Series
image/svg+xml
Research
Austrochip 2023
EMV-Fachtagung 2022
EMC PhD Student Day 2022
Areas
Projects
Current
Completed
Publications
Services
EMC Lab
Cadence Workstations
Lab Environment
Contact
Research Partners
Cadence Academic Network
image/svg+xml
Downloads
image/svg+xml
Bachelor- / Master- / PhD-Theses
Open Bachelor Theses
Open Projects
Open Master Theses
Here you can find our latest open master theses
Bernd Deutschmann
Python based GUI development
AI/ML using Python & Ohms law
Developing an external calibration method to compensate the temperature effect on OPAMP
AI/ML using Ohms law
Verifictaion of an Analog Front-End for MEMS Readout
Optimized I/O Pad Design for Smartphone Platforms
Digital Design - Low Power Digital Design Flow using IEEE-1801 UPF
Evaluation of Random Telegraph Noise (RTN) in MOSFET devices
Statistical Verification of Analog Circuits
EMC optimized Floating Gate Driver with configurable current sources for Automotive Electric Motor Drive Applications
David Pommerenke
Design a test setup to capture the harmonics of RF signals
Active Cancellation of Harmonics
Simulation of Harmonics
EMC Measurement Receiver for Digital Systems: Practical Part
Electro Static Detector (ESD) Shoes
System Efficient ESD Design Modeling
Jan Hansen
Machine-Learned EMC Model of an EV Motor Drive
ModelCalibration
Supervisor not yet determined
Schnelle und einfache Modellgenerierung von IGBTPower-Modulen für Spice-Simulationen
Implementation of a wafer-level soft switching setup for GaN power transistors
Setup a Flow for the Co-Design and Analysis of Analog/Mixed-Signal Chip/Package/Board Systems
Evaluation of electro-thermal influenced reliability effects using Cadence Legato tool
Hardware Acceleration of Analog Circuit Blocks and Comparison with Spice Level Simulations
Automatic High Level Modelling of Analog Circuit Blocks and Comparison with Spice Level Models
updated: May 18, 2023
Accept all cookies
Save preferences
Cookie-Categories:
Functional
Analysis
Marketing
We use cookies in order to be able to provide you with the best possible service in the future. In the
privacy policy
you will find further information as well as the possibility of withdrawal.