Cadence Academic Network

logo of cadence
© cadence

About the Cadence Academic Network

The academic network was launched by Cadence in 2007. The aim was to promote the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence. A knowledge network among selected universities, research institutes, industry advisors and Cadence was established to facilitate the sharing of technology expertise in the areas of verification, design and implementation of microelectronic systems.


Teaching Analog Chip Design

picture of classroom
© IFE

The Institute for Electronics established a master program called "Analog Chip Design" severals years ago. A broad variety of courses had been set up to provide students with the possibility to acquire the required fundamentals for the challenging field of analog integrated circuit design.

The "Analog Chip Design" program is a master program with a duration of four semesters and containing numerous courses that build on each other. There are two courses for "Analog Integrated Circuit Design" and another two for "Advanced Analog Integrated Circuit Design". These four courses are used to teach analog circuit design and they are accompanied by practical exercises all making use of the Cadence Design Framework.


picture of newly fabricated ICs in a box
© IFE

Master Theses

The master program concludes with the master thesis that is typically a project chosen from the field of analog integrated circuit design, where challenging circuits are developed and built.


IDESA Training

Starting with summer 2011 the IFE is hosting courses organised by IDESA. These courses deal with advanced implementation flows for analog advanced RF, advanced digital and design for manufacturing. The latest products of the Cadence Design Framework are used for some of the design tasks in order to get acquainted with modern design flows.

Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134

To top

Contact
image/svg+xml

Dr. Mario Auer

Institut für Elektronik
Inffeldgasse 12
8042 Graz
Austria

mario.auernoSpam@tugraz.at